

AUTO QUIESCE

ABSTRACT

A computing device having multiple masters. The device includes a set of masters
5 and at least one target with at least one bus that provides connecting between the masters and
the target. A system controller operates to quiesce masters selected from the set of masters in
response to an error message. A system error processor handles the error condition after the
selected masters have been quiesced.